Product Datasheet Search Results:

SN74LS112AJ.pdf1 Pages, 34 KB, Original
SN74LS112AJ
N/a
Historical semiconductor price guide (US$ - 1998). From our catalog scanning project.
SN74LS112AJD.pdf1 Pages, 34 KB, Original
SN74LS112AJD
N/a
Historical semiconductor price guide (US$ - 1998). From our catalog scanning project.
SN74LS112AJ.pdf5 Pages, 136 KB, Original
SN74LS112AJ
Texas Instruments
DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET AND CLEAR

Product Details Search Results:

Various/SN74LS112AJ
{"Package":"DIP","Vsup Nom.(V) Supply Voltage":"5.0","Preset (Y/N)":"Yes","f(oper) Max. (Hz)":"45M","Military":"N","Pins":"16","t(PLH) Maximum (S)":"7n","Clear (Y/N)":"Yes","Technology":"TTL"}...
662 Bytes - 17:30:28, 17 November 2024

Documentation and Support

Use our online request for specific proposed solutions or send your technical question directly to a product specialist at request:

File NameFile Size (MB)DocumentMOQSupport
7B405850_112AJ.pdf0.041Request
7B405850112AJ.pdf0.041Request