# <span id="page-0-0"></span>**ST XILINX®**

# <sup>9</sup> **Platform Flash In-System Programmable Configuration PROMS**

DS123 (v2.4) July 20, 2004 **<sup>0</sup> Preliminary Product Specification**

# **Features**

- In-System Programmable PROMs for Configuration of Xilinx FPGAs
- Low-Power Advanced CMOS FLASH Process
- Endurance of 20,000 Program/Erase Cycles
- Operation over Full Industrial Temperature Range  $(-40^{\circ}$ C to  $+85^{\circ}$ C)
- IEEE Standard 1149.1/1532 Boundary-Scan (JTAG) Support for Programming, Prototyping, and Testing
- JTAG Command Initiation of Standard FPGA **Configuration**
- Cascadable for Storing Longer or Multiple Bitstreams
- Dedicated Boundary-Scan (JTAG) I/O Power Supply  $(V_{\rm CCJ})$
- I/O Pins Compatible with Voltage Levels Ranging From 1.5V to 3.3V
- Design Support Using the Xilinx Alliance ISE and Foundation ISE Series Software Packages
- XCF01S/XCF02S/XCF04S
	- 3.3V supply voltage
	- Serial FPGA configuration interface (up to 33 MHz)
	- Available in small-footprint VO20 and VOG20 packages.
- XCF08P/XCF16P/XCF32P
	- 1.8V supply voltage
	- Serial or parallel FPGA configuration interface (up to 33 MHz)
	- Available in small-footprint VO48, VOG48, FS48, and FSG48 packages
	- Design revision technology enables storing and accessing multiple design revisions for configuration
	- Built-in data decompressor compatible with Xilinx advanced compression technology



#### *Table 1:* **Platform Flash PROM Features**

# **Description**

Xilinx introduces the Platform Flash series of in-system programmable configuration PROMs. Available in 1 to 32 Megabit (Mbit) densities, these PROMs provide an easy-to-use, cost-effective, and reprogrammable method for storing large Xilinx FPGA configuration bitstreams. The Platform Flash PROM series includes both the 3.3V XCFxxS PROM and the 1.8V XCFxxP PROM. The XCFxxS version includes 4-Mbit, 2-Mbit, and 1-Mbit PROMs that

support Master Serial and Slave Serial FPGA configuration modes ([Figure 1](#page-1-0)). The XCFxxP version includes 32-Mbit, 16-Mbit, and 8-Mbit PROMs that support Master Serial, Slave Serial, Master SelectMAP, and Slave SelectMAP FPGA configuration modes ([Figure 2](#page-1-0)). A summary of the Platform Flash PROM family members and supported features is shown in Table 1.

<sup>© 2004</sup> Xilinx, Inc. All rights reserved. All Xilinx trademarks, registered trademarks, patents, and disclaimers are as listed at **<http://www.xilinx.com/legal.htm>**. All other trademarks and registered trademarks are the property of their respective owners. All specifications are subject to change without notice.

FI

<span id="page-1-0"></span>

*Figure 1:* **XCFxxS Platform Flash PROM Block Diagram**



*Figure 2:* **XCFxxP Platform Flash PROM Block Diagram**

When the FPGA is in Master Serial mode, it generates a configuration clock that drives the PROM. With CF High, a short access time after CE and OE are enabled, data is available on the PROM DATA (D0) pin that is connected to the FPGA DIN pin. New data is available a short access time after each rising clock edge. The FPGA generates the appropriate number of clock pulses to complete the configuration.

When the FPGA is in Slave Serial mode, the PROM and the FPGA are both clocked by an external clock source, or optionally, for the XCFxxP PROM only, the PROM can be used to drive the FPGA's configuration clock.

The XCFxxP version of the Platform Flash PROM also supports Master SelectMAP and Slave SelectMAP (or Slave Parallel) FPGA configuration modes. When the FPGA is in Master SelectMAP mode, the FPGA generates a configuration clock that drives the PROM. When the FPGA is in Slave SelectMAP Mode, either an external oscillator generates the configuration clock that drives the PROM and the FPGA, or optionally, the XCFxxP PROM can be used to drive the FPGA's configuration clock. With BUSY Low and CF High, after CE and OE are enabled, data is available on the PROMs DATA (D0-D7) pins. New data is available a short access time after each rising clock edge. The data is clocked into the FPGA on the following rising edge of the CCLK. A free-running oscillator can be used in the Slave Parallel /Slave SelecMAP mode.

The XCFxxP version of the Platform Flash PROM provides additional advanced features. A built-in data decompressor supports utilizing compressed PROM files, and design revisioning allows multiple design revisions to be stored on a single PROM or stored across several PROMs. For design revisioning, external pins or internal control bits are used to select the active design revision.

Multiple Platform Flash PROM devices can be cascaded to support the larger configuration files required when targeting larger FPGA devices or targeting multiple FPGAs daisy chained together. When utilizing the advanced features for the XCFxxP Platform Flash PROM, such as design revisioning, programming files which span cascaded PROM devices can only be created for cascaded chains containing only XCFxxP PROMs. If the advanced XCFxxP features are <span id="page-2-0"></span>not enabled, then the cascaded chain can include both XCFxxP and XCFxxS PROMs.

The Platform Flash PROMs are compatible with all of the existing FPGA device families. A reference list of Xilinx FPGAs and the respective compatible Platform Flash PROMs is given in Table 2. A list of Platform Flash PROMs and their capacities is given in Table 3.





*Table 2:* **Xilinx FPGAs and Compatible Platform Flash PROMs** *(Continued)*



**Notes:** 

1. If design revisioning or other advanced feature support is required, the XCFxxP can be used as an alternative to the XCF01S, XCF02S, or XCF04S.

2. Assumes compression used.

#### *Table 3:* **Platform Flash PROM Capacity**



# **Programming**

### **In-System Programming**

In-System Programmable PROMs can be programmed individually, or two or more can be daisy-chained together and programmed in-system via the standard 4-pin JTAG protocol as shown in Figure 3. In-system programming offers quick and efficient design iterations and eliminates unnecessary package handling or socketing of devices. The programming data sequence is delivered to the device using either Xilinx iMPACT software and a Xilinx download cable, a third-party JTAG development system, a JTAG-compatible board tester, or a simple microprocessor interface that emulates the JTAG instruction sequence. The iMPACT software also outputs serial vector format (SVF) files for use with any tools that accept SVF format, including automatic test equipment. During in-system programming, the CEO output is driven High. All other outputs are held in a high-impedance state or held at clamp levels during in-system programming. In-system programming is fully supported across the recommended operating voltage and temperature ranges.



#### *Figure 3:* **JTAG In-System Programming Operation (a) Solder Device to PCB (b) Program Using Download Cable**

### *OE/RESET*

The 1/2/4 Mbit XCFxxS Platform Flash PROMs in-system programming algorithm requires issuance of a reset that causes OE/RESET to pulse Low.

# **External Programming**

Xilinx reprogrammable PROMs can also be programmed by the Xilinx MultiPRO Desktop Tool or a third-party device

programmer. This provides the added flexibility of using pre-programmed devices with an in-system programmable option for future enhancements and design changes.

### **Reliability and Endurance**

Xilinx in-system programmable products provide a guaranteed endurance level of 20,000 in-system program/erase cycles and a minimum data retention of 20 years. Each device meets all functional, performance, and data retention specifications within this endurance limit.

# **Design Security**

The Xilinx in-system programmable Platform Flash PROM devices incorporate advanced data security features to fully protect the FPGA programming data against unauthorized reading via JTAG. The XCFxxP PROMs can also be programmed to prevent inadvertent writing via JTAG. Table 4 and [Table 5](#page-4-0) show the security settings available for the XCFxxS PROM and XCFxxP PROM, respectively.

### **Read Protection**

The read protect security bit can be set by the user to prevent the internal programming pattern from being read or copied via JTAG. Read protection does not prevent write operations. For the XCFxxS PROM, the read protect security bit is set for the entire device, and resetting the read protect security bit requires erasing the entire device. For the XCFxxP PROM the read protect security bit can be set for individual design revisions, and resetting the read protect bit requires erasing the particular design revision.

# **Write Protection**

The XCFxxP PROM device also allows the user to write protect (or lock) a particular design revision to prevent inadvertent erase or program operations. Once set, the write protect security bit for an individual design revision must be reset (using the UNLOCK command followed by ISC\_ERASE command) before an erase or program operation can be performed.







<span id="page-4-0"></span>

# **IEEE 1149.1 Boundary-Scan (JTAG)**

The Platform Flash PROM family is IEEE Standard 1532 in-system programming compatible, and is fully compliant with the IEEE Std. 1149.1 Boundary-Scan, also known as JTAG, which is a subset of IEEE Std. 1532 Boundary-Scan. A Test Access Port (TAP) and registers are provided to support all required boundary scan instructions, as well as many of the optional instructions specified by IEEE Std. 1149.1. In addition, the JTAG interface is used to implement in-system programming (ISP) to facilitate configuration, erasure, and verification operations on the Platform Flash PROM device. [Table 6](#page-5-0) lists the required and optional boundary-scan instructions supported in the Platform Flash PROMs. Refer to the IEEE Std. 1149.1 specification for a complete description of boundary-scan architecture and the required and optional instructions.

### **Instruction Register**

The Instruction Register (IR) for the Platform Flash PROM is connected between TDI and TDO during an instruction scan sequence. In preparation for an instruction scan sequence, the instruction register is parallel loaded with a fixed instruction capture pattern. This pattern is shifted out onto TDO (LSB first), while an instruction is shifted into the instruction register from TDI.

### *XCFxxS Instruction Register (8 bits wide)*

The Instruction Register (IR) for the XCFxxS PROM is eight bits wide and is connected between TDI and TDO during an instruction scan sequence. The detailed composition of the instruction capture pattern is illustrated in [Figure 4](#page-5-0).

The instruction capture pattern shifted out of the XCFxxS device includes IR[7:0]. IR[7:5] are reserved bits and are set to a logic "0". The ISC Status field, IR[4], contains logic "1" if the device is currently in In-System Configuration (ISC) mode; otherwise, it contains logic "0". The Security field, IR[3], contains logic "1" if the device has been programmed with the security option turned on; otherwise, it contains logic "0". IR[2] is unused, and is set to '0'. The remaining bits IR[1:0] are set to '01' as defined by IEEE Std. 1149.1.

### *XCFxxP Instruction Register (16 bits wide)*

The Instruction Register (IR) for the XCFxxP PROM is sixteen bits wide and is connected between TDI and TDO during an instruction scan sequence. The detailed composition of the instruction capture pattern is illustrated in [Figure 5](#page-5-0).

The instruction capture pattern shifted out of the XCFxxP device includes IR[15:0]. IR[15:9] are reserved bits and are set to a logic "0". The ISC Error field, IR[8:7], contains a "10" when an ISC operation is a success, otherwise a "01" when an In-System Configuration (ISC) operation fails The Erase/Program (ER/PROG) Error field, IR[6:5], contains a "10" when an erase or program operation is a success, otherwise a "01" when an erase or program operation fails. The Erase/Program (ER/PROG) Status field, IR[4], contains a logic "1" when the device is busy performing an erase or programming operation, otherwise, it contains a logic "0". The ISC Status field, IR[3], contains logic "1" if the device is currently in In-System Configuration (ISC) mode; otherwise, it contains logic "0". The DONE field, IR[2], contains logic "1" if the sampled design revision has been successfully programmed; otherwise, a logic "0" indicates incomplete programming. The remaining bits IR[1:0] are set to '01' as defined by IEEE Std. 1149.1.

#### <span id="page-5-0"></span>*Table 6:* **Platform Flash PROM Boundary Scan Instructions**



**Notes:** 

1. For more information see Initiating FPGA Configuration.



*Figure 4:* **XCFxxS Instruction Capture Values Loaded into IR as part of an Instruction Scan Sequence**



*Figure 5:* **XCFxxP Instruction Capture Values Loaded into IR as part of an Instruction Scan Sequence**

### **Boundary Scan Register**

The boundary-scan register is used to control and observe the state of the device pins during the EXTEST, SAM-PLE/PRELOAD, and CLAMP instructions. Each output pin on the Platform Flash PROM has two register stages which contribute to the boundary-scan register, while each input pin has only one register stage. The bidirectional pins have a total of three register stages which contribute to the boundary-scan register. For each output pin, the register stage nearest to TDI controls and observes the output state, and the second stage closest to TDO controls and observes the High-Z enable state of the output pin. For each input pin, a single register stage controls and observes the input state of the pin. The bidirectional pin combines the three bits, the

input stage bit is first, followed by the output stage bit and finally the output enable stage bit. The output enable stage bit is closest to TDO.

See the XCFxxS/XCFxxP Pin Names and Descriptions Tables in the **[Pinouts and Pin Descriptions](#page-30-0)** section for the boundary-scan bit order for all connected device pins, or see the appropriate BSDL file for the complete boundary-scan bit order description under the "attribute BOUNDARY\_REGISTER" section in the BSDL file. The bit assigned to boundary-scan cell "0" is the LSB in the boundary-scan register, and is the register bit closest to TDO.

### <span id="page-6-0"></span>**Identification Registers**

### *IDCODE Register*

The IDCODE is a fixed, vendor-assigned value that is used to electrically identify the manufacturer and type of the device being addressed. The IDCODE register is 32 bits wide. The IDCODE register can be shifted out for examination by using the IDCODE instruction. The IDCODE is available to any other system component via JTAG. Table 7 lists the IDCODE register values for the Platform Flash PROMs.

The IDCODE register has the following binary format:

vvvv:ffff:ffff:aaaa:aaaa:cccc:cccc:ccc1

#### where

- $v =$  the die version number
- $f =$  the PROM family code
- $a =$  the specific Platform Flash PROM product ID
- $c =$  the Xilinx manufacture's ID

The LSB of the IDCODE register is always read as logic "1" as defined by IEEE Std. 1149.1.





**Notes:** 

1. The first four bits indicate the die version number, and may vary.

#### *USERCODE Register*

The USERCODE instruction gives access to a 32-bit user programmable scratch pad typically used to supply information about the device's programmed contents. By using the USERCODE instruction, a user-programmable identification code can be shifted out for examination. This code is loaded into the USERCODE register during programming of the Platform Flash PROM. If the device is blank or was not loaded during programming, the USERCODE register contains FFFFFFFFh.

#### *Customer Code Register*

For the XCFxxP Platform Flash PROM, in addition to the USERCODE, a unique 32-byte Customer Code can be assigned to each design revision enabled for the PROM. The Customer Code is set during programming, and is typically used to supply information about the design revision contents. A private JTAG instruction is required to read the Customer Code. If the PROM is blank, or the Customer Code for the selected design revision was not loaded during programming, or if the particular design revision is erased, the Customer Code will contain all ones.

# **Platform Flash PROM TAP Characteristics**

The Platform Flash PROM family performs both in-system programming and IEEE 1149.1 boundary-scan (JTAG) testing via a single 4-wire Test Access Port (TAP). This simplifies system designs and allows standard Automatic Test Equipment to perform both functions. The AC characteristics of the Platform Flash PROM TAP are described as follows.

# **TAP Timing**

Figure 6 shows the timing relationships of the TAP signals. These TAP timing characteristics are identical for both boundary-scan and ISP operations.



*Figure 6:* **Test Access Port Timing**

# **TAP AC Parameters**

Table 8 shows the timing parameters for the TAP waveforms shown in [Figure 6](#page-6-0).

*Table 8:* **Test Access Port Timing Parameters**

Symbol	<b>Parameter</b>	Min	Max	<b>Units</b>
$\mathsf{T}_{\mathsf{CKMIN1}}$	TCK minimum clock period when $V_{\text{CC,1}} = 2.5V$ or 3.3V	100	٠	ns
T <sub>CKMIN2</sub>	TCK minimum clock period, Bypass Mode, when $V_{\text{CC,1}} = 2.5V$ or 3.3V	50	$\blacksquare$	ns
$\mathsf{T}_{\mathsf{MSS}}$	TMS setup time when $V_{\text{CC,}1}$ = 2.5V or 3.3V	10	$\overline{\phantom{a}}$	ns
Т <sub>мѕн</sub>	TMS hold time when $V_{\text{CC,1}} = 2.5V$ or 3.3V	25	$\blacksquare$	ns
$\mathsf{T}_{\mathsf{DIS}}$	TDI setup time when $V_{\text{CC,1}} = 2.5V$ or 3.3V	10	$\overline{\phantom{a}}$	ns
Т <sub>рін</sub>	TDI hold time when $V_{\text{CC,1}} = 2.5V$ or 3.3V	25	$\blacksquare$	ns
$\mathsf{T}_{\mathsf{DOV}}$	TDO valid delay when $V_{CC,1} = 2.5V$ or 3.3V		30	ns

# **Additional Features for the XCFxxP**

### **Internal Oscillator**

The 8/16/32 Mbit XCFxxP Platform Flash PROMs include an optional internal oscillator which can be used to drive the CLKOUT and DATA pins on FPGA configuration interface. The internal oscillator can be enabled during device programming, and can be set to either the default frequency or to a slower frequency (**[AC Characteristics Over Operat](#page-29-0)[ing Conditions When Cascading](#page-29-0)**).

### **CLKOUT**

The 8/16/32 Mbit XCFxxP Platform Flash PROMs include the programmable option to enable the CLKOUT signal which allows the PROM to provide a source synchronous clock aligned to the data on the configuration interface. The CLKOUT signal is derived from one of two clock sources: the CLK input pin or the internal oscillator. The input clock source is selected during the PROM programming sequence. Output data is available on the rising edge of CLKOUT.

The CLKOUT signal is enabled during programming, and is active when CE is Low and OE/RESET is High. When disabled, the CLKOUT pin is put into a high-impedance state and should be pulled High externally to provide a known state.

When cascading Platform Flash PROMs with CLKOUT enabled, after completing it's data transfer, the first PROM disables CLKOUT and releases the CEO pin enabling the next PROM in the PROM chain. The next PROM will begin driving the CLKOUT signal once that PROM is enabled and data is available for transfer.

During high-speed parallel configuration without compression, the FPGA drives the BUSY signal on the configuration interface. When BUSY is asserted High, the PROMs internal address counter stops incrementing, and the current

data value is held on the data outputs. While BUSY is High, the PROM will continue driving the CLKOUT signal to the FPGA, clocking the FPGA's configuration logic. When the FPGA deasserts BUSY, indicating that it is ready to receive additional configuration data, the PROM will begin driving new data onto the configuration interface.

### **Decompression**

The 8/16/32 Mbit XCFxxP Platform Flash PROMs include a built-in data decompressor compatible with Xilinx advanced compression technology. Compressed Platform Flash PROM files are created from the target FPGA bitstream(s) using the iMPACT software. Only Slave Serial and Slave SelectMAP (parallel) configuration modes are supported for FPGA configuration when using a XCFxxP PROM programmed with a compressed bitstream. Compression rates will vary depending on several factors, including the target device family and the target design contents.

The decompression option is enabled during the PROM programming sequence. The PROM decompresses the stored data before driving both clock and data onto the FPGA's configuration interface. If Decompression is enabled, then the Platform Flash clock output pin (CLK-OUT) must be used as the clock signal for the configuration interface, driving the target FPGA's configuration clock input pin (CCLK). Either the PROM's CLK input pin or the internal oscillator must be selected as the source for CLKOUT. Any target FPGA connected to the PROM must operate as slave in the configuration chain, with the configuration mode set to Slave Serial mode or Slave SelectMap (parallel) mode.

When decompression is enabled, the CLKOUT signal becomes a controlled clock output with a reduced maximum frequency and remains Low when decompressed data is not ready.

The BUSY input is automatically disabled when decompression is enabled.

# <span id="page-8-0"></span>**Design Revisioning**

Design Revisioning allows the user to create up to four unique design revisions on a single PROM or stored across multiple cascaded PROMs. Design Revisioning is supported for the 8/16/32 Mbit XCFxxP Platform Flash PROMs in both serial and parallel modes. Design Revisioning can be used with compressed PROM files, and also when the CLKOUT feature is enabled. The PROM programming files along with the revision information files (.cfi) are created using the iMPACT software. The .cfi file is required to enable design revision programming in iMPACT.

A single design revision is composed of from 1 to *n* 8-Mbit memory blocks. If a single design revision contains less than 8 Mbits of data, then the remaining space is padded with all ones. A larger design revision can span several 8-Mbit memory blocks, and any space remaining in the last 8-Mbit memory block is padded with all ones.

- A single 32-Mbit PROM contains four 8-Mbit memory blocks, and can therefore store up to four separate design revisions: one 32-Mbit design revision, two 16-Mbit design revisions, three 8-Mbit design revisions, four 8-Mbit design revisions, and so on.
- Because of the 8-Mbit minimum size requirement for each revision, a single 16-Mbit PROM can only store up to two separate design revisions: one 16-Mbit design revision, one 8-Mbit design revision, or two 8-Mbit design revisions.
- A single 8-Mbit PROM can store only one 8-Mbit design revision.

Larger design revisions can be split over several cascaded PROMs. For example, two 32-Mbit PROMs can store up to four separate design revisions: one 64-Mbit design revision, two 32-Mbit design revisions, three 16-Mbit design revi-

sions, four 16-Mbit design revisions, and so on. When cascading one 16-Mbit PROM and one 8-Mbit PROM, there are 24 Mbits of available space, and therefore up to three separate design revisions can be stored: one 24-Mbit design revision, two 8-Mbit design revisions, or three 8-Mbit design revisions.

See [Figure 7](#page-9-0) for a few basic examples of how multiple revisions can be stored. The design revision partitioning is handled automatically during file generation in iMPACT.

During the PROM file creation, each design revision is assigned a revision number:

Revision  $0 = '00'$ Revision  $1 = '01'$ Revision  $2 = '10'$ Revision  $3 = '11'$ 

After programming the Platform Flash PROM, a particular design revision can be selected using the external REV SEL[1:0] pins or using the internal programmable design revision control bits. The EN\_EXT\_SEL pin determines if the external pins or internal bits are used to select the design revision. When EN EXT SEL is Low, design revision selection is controlled by the external Revision Select pins, REV\_SEL[1:0]. When EN\_EXT\_SEL is High, design revision selection is controlled by the internal programmable Revision Select control bits. During power up, the design revision selection inputs (pins or control bits) are sampled internally. After power up, when  $\overline{CE}$  is asserted (Low) enabling the PROM inputs, the design revision selection inputs are sampled again after the rising edge of the CF pulse. The data from the selected design revision is then presented on the FPGA configuration interface.

<span id="page-9-0"></span>

*Figure 7:* **Design Revision Storage Examples**

# **PROM to FPGA Configuration Mode and Connections Summary**

The FPGA's I/O, logical functions, and internal interconnections are established by the configuration data contained in the FPGA's bitstream. The bitstream is loaded into the FPGA either automatically upon power up, or on command, depending on the state of the FPGA's mode pins. Xilinx Platform Flash PROMs are designed to download directly to the FPGA configuration interface. FPGA configuration modes which are supported by the XCFxxS Platform Flash PROMs include: Master Serial and Slave Serial. FPGA configuration modes which are supported by the XCFxxP Platform Flash PROMs include: Master Serial, Slave Serial, Master SelectMAP, and Slave SelectMAP. Below is a short summary of the supported FPGA configuration modes. See the respective FPGA data sheet for device configuration details, including which configuration modes are supported by the targeted FPGA device.

# **FPGA Master Serial Mode**

In Master Serial mode, the FPGA automatically loads the configuration bitstream in bit-serial form from external memory synchronized by the configuration clock (CCLK) generated by the FPGA. Upon power-up or reconfiguration, the FPGA's mode select pins are used to select the Master Serial configuration mode. Master Serial Mode provides a simple configuration interface. Only a serial data line, a clock line, and two control lines (INIT and DONE) are required to configure an FPGA. Data from the PROM is read out sequentially on a single data line (DIN), accessed via the PROM's internal address counter which is incremented on every valid rising edge of CCLK. The serial bitstream data must be set up at the FPGA's DIN input pin a short time before each rising edge of the FPGA's internally generated CCLK signal.

Typically, a wide range of frequencies can be selected for the FPGA's internally generated CCLK which always starts at a slow default frequency. The FPGA's bitstream contains configuration bits which can switch CCLK to a higher frequency for the remainder of the Master Serial configuration sequence. The desired CCLK frequency is selected during bitstream generation.

Connecting the FPGA device to the configuration PROM for Master Serial Configuration Mode ([Figure 8\)](#page-13-0):

- The DATA output of the PROM(s) drive the DIN input of the lead FPGA device.
- The Master FPGA CCLK output drives the CLK input(s) of the PROM(s)
- The CEO output of a PROM drives the CE input of the next PROM in a daisy chain (if any).
- The OE/RESET pins of all PROMs are connected to the INIT\_B pins of all FPGA devices. This connection assures that the PROM address counter is reset before the start of any (re)configuration.
- The PROM CE input can be driven from the DONE pin. The CE input of the first (or only) PROM can be driven by the DONE output of all target FPGA devices, provided that DONE is not permanently grounded. CE can also be permanently tied Low, but this keeps the DATA output active and causes an unnecessary  $I_{CC}$ active supply current (**[DC Characteristics Over](#page-25-0)  [Operating Conditions](#page-25-0)**).
- The PROM  $\overline{\text{CF}}$  pin is typically connected to the FPGA's PROG\_B (or PROGRAM) input. For the XCFxxP only, the  $\overline{\text{CF}}$  pin is a bidirectional pin. If the XCFxxP  $\overline{\text{CF}}$  pin is not connected to the FPGA's PROG\_B (or PROGRAM) input, then the pin should be tied High.

# **FPGA Slave Serial Mode**

In Slave Serial mode, the FPGA loads the configuration bitstream in bit-serial form from external memory synchronized by an externally supplied clock. Upon power-up or reconfiguration, the FPGA's mode select pins are used to select the Slave Serial configuration mode. Slave Serial Mode provides a simple configuration interface. Only a serial data line, a clock line, and two control lines (INIT and DONE) are required to configure an FPGA. Data from the PROM is read out sequentially on a single data line (DIN), accessed via the PROM's internal address counter which is incremented on every valid rising edge of CCLK. The serial bitstream data must be set up at the FPGA's DIN input pin a short time before each rising edge of the externally provided CCLK.

Connecting the FPGA device to the configuration PROM for Slave Serial Configuration Mode ([Figure 9\)](#page-14-0):

- The DATA output of the PROM(s) drive the DIN input of the lead FPGA device.
- The PROM CLKOUT (for XCFxxP only) or an external clock source drives the FPGA's CCLK input.
- The CEO output of a PROM drives the CE input of the next PROM in a daisy chain (if any).
- The OE/RESET pins of all PROMs are connected to the INIT\_B (or INIT) pins of all FPGA devices. This connection assures that the PROM address counter is reset before the start of any (re)configuration.
- The PROM CE input can be driven from the DONE pin. The CE input of the first (or only) PROM can be driven by the DONE output of all target FPGA devices, provided that DONE is not permanently grounded. CE can also be permanently tied Low, but this keeps the DATA output active and causes an unnecessary  $I_{CC}$ active supply current (**[DC Characteristics Over](#page-25-0)  [Operating Conditions](#page-25-0)**).
- The PROM CF pin is typically connected to the FPGA's PROG\_B (or PROGRAM) input. For the XCFxxP only, the  $\overline{\text{CF}}$  pin is a bidirectional pin. If the XCFxxP  $\overline{\text{CF}}$  pin is not connected to the FPGA's PROG\_B (or PROGRAM) input, then the pin should be tied High.

### **Serial Daisy Chain**

Multiple FPGAs can be daisy-chained for serial configuration from a single source. After a particular FPGA has been configured, the data for the next device is routed internally to the FPGA's DOUT pin. Typically the data on the DOUT pin changes on the falling edge of CCLK, although for some devices the DOUT pin changes on the rising edge of CCLK. Consult the respective device data sheets for detailed information on a particular FPGA device. For clocking the daisy-chained configuration, either the first FPGA in the chain can be set to Master Serial, generating the CCLK, with the remaining devices set to Slave Serial ([Figure 10\)](#page-15-0), or all the FPGA devices can be set to Slave Serial and an externally generated clock can be used to drive the FPGA's configuration interface.

### **FPGA Master SelectMAP (Parallel) Mode(1)**

In Master SelectMAP mode, byte-wide data is written into the FPGA, typically with a BUSY flag controlling the flow of data, synchronized by the configuration clock (CCLK) generated by the FPGA. Upon power-up or reconfiguration, the FPGA's mode select pins are used to select the Master SelectMAP configuration mode. The configuration interface typically requires a parallel data bus, a clock line, and two control lines (INIT and DONE). In addition, the FPGA's Chip Select, Write, and BUSY pins must be correctly controlled to enable SelectMAP configuration. The configuration data is read from the PROM byte by byte on pins [D0..D7], accessed via the PROM's internal address counter which is incremented on every valid rising edge of CCLK. The bit-

<sup>1.</sup> The Master SelectMAP (Parallel) FPGA configuration mode is supported only by the XCFxxP Platform Flash PROM. This mode is not supported by the XCFxxS Platform Flash PROM.

stream data must be set up at the FPGA's [D0..D7] input pins a short time before each rising edge of the FPGA's internally generated CCLK signal. If BUSY is asserted (High) by the FPGA, the configuration data must be held until BUSY goes Low. An external data source or external pull-down resistors must be used to enable the FPGA's active Low Chip Select (CS or CS\_B) and Write (WRITE or RDWR\_B) signals to enable the FPGA's SelectMAP configuration process.

The Master SelectMAP configuration interface is clocked by the FPGA's internal oscillator. Typically, a wide range of frequencies can be selected for the internally generated CCLK which always starts at a slow default frequency. The FPGA's bitstream contains configuration bits which can switch CCLK to a higher frequency for the remainder of the Master SelectMAP configuration sequence. The desired CCLK frequency is selected during bitstream generation.

Connecting the FPGA device to the configuration PROM for Master SelectMAP (Parallel) Configuration Mode [\(Figure 11\)](#page-16-0):

- The DATA outputs of the PROM(s) drive the [D0..D7] input of the lead FPGA device.
- The Master FPGA CCLK output drives the CLK input(s) of the PROM(s)
- The CEO output of a PROM drives the CE input of the next PROM in a daisy chain (if any).
- The OE/RESET pins of all PROMs are connected to the INIT\_B pins of all FPGA devices. This connection assures that the PROM address counter is reset before the start of any (re)configuration.
- The PROM CE input can be driven from the DONE pin. The CE input of the first (or only) PROM can be driven by the DONE output of all target FPGA devices, provided that DONE is not permanently grounded. CE can also be permanently tied Low, but this keeps the DATA output active and causes an unnecessary  $I_{CC}$

#### active supply current (**[DC Characteristics Over](#page-25-0)  [Operating Conditions](#page-25-0)**).

- For high-frequency parallel configuration, the BUSY pins of all PROMs are connected to the FPGA's BUSY output. This connection assures that the next data transition for the PROM is delayed until the FPGA is ready for the next configuration data byte.
- The PROM  $\overline{CF}$  pin is typically connected to the FPGA's PROG\_B (or PROGRAM) input. For the XCFxxP only, the CF pin is a bidirectional pin. If the XCFxxP CF pin is not connected to the FPGA's PROG\_B (or PROGRAM) input, then the pin should be tied High.

### **FPGA Slave SelectMAP (Parallel) Mode(1)**

In Slave SelectMAP mode, byte-wide data is written into the FPGA, typically with a BUSY flag controlling the flow of data, synchronized by an externally supplied configuration clock (CCLK). Upon power-up or reconfiguration, the

FPGA's mode select pins are used to select the Slave SelectMAP configuration mode. The configuration interface typically requires a parallel data bus, a clock line, and two control lines (INIT and DONE). In addition, the FPGA's Chip Select, Write, and BUSY pins must be correctly controlled to enable SelectMAP configuration. The configuration data is read from the PROM byte by byte on pins [D0..D7], accessed via the PROM's internal address counter which is incremented on every valid rising edge of CCLK. The bitstream data must be set up at the FPGA's [D0..D7] input pins a short time before each rising edge of the provided CCLK. If BUSY is asserted (High) by the FPGA, the configuration data must be held until BUSY goes Low. An external data source or external pull-down resistors must be used to enable the FPGA's active Low Chip Select  $(\overline{CS}$  or  $CS$ <sub>B</sub>) and Write (WRITE or RDWR\_B) signals to enable the FPGA's SelectMAP configuration process.

After configuration, the pins of the SelectMAP port can be used as additional user I/O. Alternatively, the port can be retained using the persist option.

Connecting the FPGA device to the configuration PROM for Slave SelectMAP (Parallel) Configuration Mode ([Figure 12\)](#page-17-0):

- The DATA outputs of the PROM(s) drives the [D0..D7] inputs of the lead FPGA device.
- The PROM CLKOUT (for XCFxxP only) or an external clock source drives the FPGA's CCLK input
- The CEO output of a PROM drives the CE input of the next PROM in a daisy chain (if any).
- The OE/RESET pins of all PROMs are connected to the INIT\_B pins of all FPGA devices. This connection assures that the PROM address counter is reset before the start of any (re)configuration.
- The PROM  $\overline{CE}$  input can be driven from the DONE pin. The CE input of the first (or only) PROM can be driven by the DONE output of all target FPGA devices, provided that DONE is not permanently grounded. CE can also be permanently tied Low, but this keeps the DATA output active and causes an unnecessary  $I_{CC}$ active supply current (**[DC Characteristics Over](#page-25-0)  [Operating Conditions](#page-25-0)**).
- For high-frequency parallel configuration, the BUSY pins of all PROMs are connected to the FPGA's BUSY output. This connection assures that the next data transition for the PROM is delayed until the FPGA is ready for the next configuration data byte.
- The PROM CF pin is typically connected to the FPGA's PROG\_B (or PROGRAM) input. For the XCFxxP only, the  $\overline{\text{CF}}$  pin is a bidirectional pin. If the XCFxxP  $\overline{\text{CF}}$  pin is not connected to the FPGA's PROG\_B (or PROGRAM)

<sup>1.</sup> The Slave SelectMAP (Parallel) FPGA configuration mode is supported only by the XCFxxP Platform Flash PROMs.This mode is not supported by the XCFxxS Platform Flash PROM.

input, then the pin should be tied High.

### **FPGA SelectMAP (Parallel) Device Chaining(1)**

Multiple Virtex-II FPGAs can be configured using the SelectMAP mode, and be made to start up simultaneously. To configure multiple devices in this way, wire the individual CCLK, DONE, INIT, Data ([D0..D7]), Write (WRITE or RDWR\_B), and BUSY pins of all the devices in parallel. If all devices are to be configured with the same bitstream, readback is not being used, and the CCLK frequency selected does not require the use of the BUSY signal, the CS\_B pins can be connected to a common line so all of the devices are configured simultaneously ([Figure 13\)](#page-18-0).

With additional control logic, the individual devices can be loaded separately by asserting the CS\_B pin of each device in turn and then enabling the appropriate configuration data. The PROM can also store the individual bitstreams for each FPGA for SelectMAP configuration in separate design revisions. When design revisioning is utilized, additional control logic can be used to select the appropriate bitstream by asserting the **EN\_EXT\_SEL** pin, and using the REV\_SEL[1:0] pins to select the required bitstream, while asserting the CS\_B pin for the FPGA the bitstream is targeting [\(Figure 14\)](#page-19-0).

For clocking the parallel configuration chain, either the first FPGA in the chain can be set to Master SelectMAP, generating the CCLK, with the remaining devices set to Slave SelectMAP, or all the FPGA devices can be set to Slave SelectMAP and an externally generated clock can be used to drive the configuration interface. Again, the respective device data sheets should be consulted for detailed information on a particular FPGA device, including which configuration modes are supported by the targeted FPGA device.

### **Cascading Configuration PROMs**

When configuring multiple FPGAs in a serial daisy chain, configuring multiple FPGAs in a SelectMAP parallel chain, or configuring a single FPGA requiring a larger configuration bitstream, cascaded PROMs provide additional memory [\(Figure 10](#page-15-0), [Figure 13](#page-18-0), [Figure 14,](#page-19-0) and [Figure 15\)](#page-20-0). Multiple Platform Flash PROMs can be concatenated by using the  $\overline{CEO}$  output to drive the  $\overline{CE}$  input of the downstream device. The clock signal and the data outputs of all Platform Flash PROMs in the chain are interconnected. After the last data from the first PROM is read, the first PROM asserts its CEO output Low and drives its outputs to a high-impedance state. The second PROM recognizes the Low level on its  $\overline{CE}$  input and immediately enables its outputs.

After configuration is complete, address counters of all cascaded PROMs are reset if the PROM OE/RESET pin goes Low or  $\overline{\text{CE}}$  goes High.

When utilizing the advanced features for the XCFxxP Platform Flash PROM, including the clock output (CLKOUT) option, decompression option, or design revisioning, programming files which span cascaded PROM devices can only be created for cascaded chains containing only XCFxxP PROMs. If the advanced features are not used, then cascaded PROM chains can contain both XCFxxP and XCFxxS PROMs.

### **Initiating FPGA Configuration**

The options for initiating FPGA configuration via the Platform Flash PROM include:

- 1. Automatic configuration on power up
- 2. Applying an external PROG\_B (or PROGRAM) pulse
- 3. Applying the JTAG CONFIG instruction

Following the FPGA's power-on sequence or the assertion of the PROG B (or PROGRAM) pin the FPGA's configuration memory is cleared, the configuration mode is selected, and the FPGA is ready to accept a new configuration bitstream. The FPGA's PROG B pin can be controlled by an external source, or alternatively, the Platform Flash PROMs incorporate a  $\overline{CF}$  pin that can be tied to the FPGA's PROG\_B pin. Executing the CONFIG instruction through JTAG pulses the CF output Low once for 300-500 ns, resetting the FPGA and initiating configuration. The iMPACT software can issue the JTAG CONFIG command to initiate FPGA configuration by setting the "Load FPGA" option.

When using the XCFxxP Platform Flash PROM with design revisioning enabled, the CF pin should always be connected to the PROG\_B (or PROGRAM) pin on the FPGA to ensure that the current design revision selection is sampled when the FPGA is reset. The XCFxxP PROM samples the current design revision selection from the external REV\_SEL pins or the internal programmable Revision Select bits on the rising edge of CF. When the JTAG CONFIG command is executed, the XCFxxP will sample the new design revision before initiating the FPGA configuration sequence. When using the XCFxxP Platform Flash PROM without design revisioning, if the CF pin is not connected to the FPGA PROG\_B (or PROGRAM) pin, then the XCFxxP CF pin should be tied High.

<sup>1.</sup> The SelectMAP (Parallel) FPGA configuration modes are supported only by the XCFxxP Platform Flash PROM.These modes are not supported by the XCFxxS Platform Flash PROM.

# <span id="page-13-0"></span>**Configuration PROM to FPGA Device Interface Connection Diagrams**



Notes:

1 For Mode pin connections and DONE pin pullup value, refer to the appropriate FPGA data sheet.

2 For compatible voltages, refer to the appropriate data sheet.

3 For the XCFxxS the CF pin is an output pin. For the XCFxxP the CF pin is a bidirectional pin.

ds123\_11\_071304

#### *Figure 8:* **Configuring in Master Serial Mode**

<span id="page-14-0"></span>

1 For Mode pin connections and DONE pin pullup value, refer to the appropriate FPGA data sheet. 2 For compatible voltages, refer to the appropriate data sheet.

3 In Slave Serial mode, the configuration interface can be clocked by an external oscillator, or optionally—for the XCFxxP Platform Flash PROM only—the CLKOUT signal can be used to drive<br>the FPGA's configuration clock (CCLK). If the XCFxxP PROM's CLKOUT signal is used, then it<br>must be tied to a 4.7KΩ resistor pulled

4 For the XCFxxS the CF pin is an output pin. For the XCFxxP the CF pin is a bidirectional pin.

ds123\_12\_071304

### *Figure 9:* **Configuring in Slave Serial Mode**

<span id="page-15-0"></span>

1 For Mode pin connections and DONE pin pullup value, refer to the appropriate FPGA data sheet.

2 For compatible voltages, refer to the appropriate data sheet.

3 For the XCFxxS the CF pin is an output pin. For the XCFxxP the CF pin is a bidirectional pin.

ds123\_13\_031804

#### *Figure 10:* **Configuring Multiple Devices Master/Slave Serial Mode**

<span id="page-16-0"></span>

1 For Mode pin connections and DONE pin pullup value, refer to the appropriate FPGA data sheet.

2 For compatible voltages, refer to the appropriate data sheet.

3 CS\_B (or CS) and RDWR\_B (or WRITE) must be either driven Low or pulled down exernally. One option is shown.

4 The BUSY pin is only available with the XCFxxP Platform Flash PROM, and the connection is only required for<br>high-frequency SelectMAP mode configuration. For BUSY pin requirements, refer to the appropriate FPGA data sheet 5 For the XCFxxP the CF pin is a bidirectional pin.

ds123\_14\_031804

*Figure 11:* **Configuring in Master SelectMAP Mode**

<span id="page-17-0"></span>

1 For Mode pin connections and DONE pin pullup value, refer to the appropriate FPGA data sheet.

2 For compatible voltages, refer to the appropriate data sheet.

3 CS\_B (or CS) and RDWR\_B (or WRITE) must be either driven Low or pulled down exernally. One option is shown.

4 The BUSY pin is only available with the XCFxxP Platform Flash PROM, and the connection is only required for<br>high-frequency SelectMAP mode configuration. For BUSY pin requirements, refer to the appropriate FPGA data sheet

5 If the XCFxxP Platform Flash PROM is not used with CLKOUT enabled to drive CCLK, then an external clock is required for Slave SelectMAP (or Slave Parallel) modes. If CLKOUT is used, then it must be tied to a 4.7KΩ resistor pulled up

to  $V<sub>CCO</sub>$ .<br>6 For the XCFxxP the CF pin is a bidirectional pin.

*Figure 12:* **Configuring in Slave SelectMAP Mode**

ds123\_15\_031804

<span id="page-18-0"></span>

1 For Mode pin connections and DONE pin pullup value, refer to the appropriate FPGA data sheet.

2 For compatible voltages, refer to <u>the ap</u>propriate data sheet.<br>3 CS\_B (or CS) and RDWR\_B (or WRITE) must be either driven Low or pulled down exernally. One option is shown.<br>4 The BUSY pin is only available with the X

high-frequency SelectMAP mode configuration. For BUSY pin requirements, refer to the appropriate FPGA data sheet.

5 For the XCFxxP the CF pin is a bidirectional pin.

ds123\_16\_031804

#### *Figure 13:* **Configuring Multiple Devices with Identical Patterns in Master/Slave SelectMAP Mode**

<span id="page-19-0"></span>

2 For compatible voltages, refer to the appropriate data sheet.

- 3 In Slave Serial mode, the configuration interface can be clocked by an external oscillator, or
- optionally the CLKOUT signal can be used to drive the FPGA's configuration clock (CCLK). If the XCFxxP PROM's CLKOUT signal is used, then it must be tied to a 4.7KΩ resistor pulled

up to VCCO. 4 For the XCFxxP the CF pin is a bidirectional pin.

ds123\_17\_031804

#### *Figure 14:* **Configuring Multiple Devices with Design Revisioning in Slave Serial Mode**

<span id="page-20-0"></span>

1 For Mode pin connections and DONE pin pullup value, refer to the appropriate FPGA data sheet.

- 2 For compatible voltages, refer to the appropriate data sheet.
- 3 RDWR\_B (or WRITE) must be either driven Low or pulled down exernally. One option is shown.
- 4 The BUSY pin is only available with the XCFxxP Platform Flash PROM, and the connection is only required for high frequency SelectMAP mode configuration. For BUSY pin requirements, refer to the appropriate FPGA data sheet.

5 In Slave SelectMAP mode, the configuration interface can be clocked by an external oscillator, or optionally the CLKOUT signal can be used to drive the FPGA's configuration clock (CCLK). If the XCFxxP PROM's CLKOUT signal is used, then it must be tied to a 4.7KΩ resistor pulled

up to VCCO. 6 For the XCFxxP the CF pin is a bidirectional pin.

ds123\_18\_031804

#### *Figure 15:* **Configuring Multiple Devices with Design Revisioning in Slave SelectMAP Mode**

# <span id="page-21-0"></span>**Reset and Power-On Reset Activation**

At power up, the device requires the  $V_{\text{CCINT}}$  power supply to monotonically rise to the nominal operating voltage within the specified  $V_{\text{CCINT}}$  rise time. If the power supply cannot meet this requirement, then the device might not perform power-on reset properly. During the power-up sequence, OE/RESET is held Low by the PROM. Once the required supplies have reached their respective POR (Power On Reset) thresholds, the OE/RESET release is delayed ( $T<sub>OER</sub>$ minimum) to allow more margin for the power supplies to stabilize before initiating configuration. The OE/RESET pin is connected to an external  $4.7k\Omega$  pull-up resistor and also to the target FPGA's INIT pin. For systems utilizing slow-rising power supplies, an additional power monitoring circuit can be used to delay the target configuration until the system power reaches minimum operating voltages by holding the OE/RESET pin Low. When OE/RESET is released, the FPGA's INIT pin is pulled High allowing the FPGA's configuration sequence to begin. If the power drops below the power-down threshold  $(V_{CCPD})$ , the PROM resets and OE/RESET is again held Low until the after the POR threshold is reached. OE/RESET polarity is not programmable. These power-up requirements are shown graphically in Figure 16.

For a fully powered Platform Flash PROM, a reset occurs whenever  $OE/REEST$  is asserted (Low) or  $\overline{CE}$  is deasserted (High). The address counter is reset, CEO is driven High, and the remaining outputs are placed in a high-impedance state.

#### **Notes:**

- 1. The XCFxxS PROM only requires  $V_{\text{CCINT}}$  to rise above its POR threshold before releasing OE/RESET.
- The XCFxxP PROM requires both  $V_{\text{CCINT}}$  to rise above its POR threshold and for  $V_{CCO}$  to reach the recommended operating voltage level before releasing OE/RESET.



*Figure 16:* **Platform Flash PROM Power-Up Requirements**

# **I/O Input Voltage Tolerance and Power Sequencing**

The I/Os on each re-programmable Platform Flash PROM are fully 3.3V-tolerant. This allows 3V CMOS signals to connect directly to the inputs without damage. The core power supply ( $V_{\text{CCINT}}$ ), JTAG pin power supply ( $V_{\text{CCJ}}$ ), output power supply  $(V_{\text{CCO}})$ , and external 3V CMOS I/O signals can be applied in any order.

Additionally, for the XCFxxS PROM only, when  $V_{CCO}$  is supplied at 2.5V or 3.3V and  $V_{\text{CCINT}}$  is supplied at 3.3V, the I/Os are 5V-tolerant. This allows 5V CMOS signals to connect directly to the inputs on a powered XCFxxS PROM without damage. Failure to power the PROM correctly while supplying a 5V input signal may result in damage to the XCFxxS device.

# **Standby Mode**

The PROM enters a low-power standby mode whenever CE is deasserted (High). In standby mode, the address counter is reset, CEO is driven High, and the remaining outputs are placed in a high-impedance state regardless of the state of the OE/RESET input. For the device to remain in the low-power standby mode, the JTAG pins TMS, TDI, and TDO must not be pulled Low, and TCK must be stopped (High or Low).

When using the FPGA DONE signal to drive the PROM CE pin High to reduce standby power after configuration, an external pull-up resistor should be used. Typically a 330 $\Omega$ pull-up resistor is used, but refer to the appropriate FPGA data sheet for the recommended DONE pin pull-up value. If the DONE circuit is connected to an LED to indicate FPGA

<span id="page-22-0"></span>configuration is complete, and is also connected to the PROM CE pin to enable low-power standby mode, then an external buffer should be used to drive the LED circuit to

ensure valid transitions on the PROM's CE pin. If low-power standby mode is not required for the PROM, then the CE pin should be connected to ground.





**Notes:** 

1.  $X = don't care.$ <br>2.  $TC = Terminal$ 

 $TC = Terminal Count = highest address value. TC + 1 = address 0.$ 





**Notes:** 

1.  $X = don't care$ .

2.  $TC = Terminal Count = highest address value. TC + 1 = address 0.$ 

3. For the XCFxxP with Design Revisioning enabled, EA = end address (last address in the selected design revision).

4. For the XCFxxP with Design Revisioning enabled, Held Reset = address reset to the beginning address of the selected bank. If Design Revisioning is not enabled, then Held Reset = address reset to address 0.

# **DC Electrical Characteristics**

•**[Absolute Maximum Ratings](#page-23-0)**, page 24

•**[Supply Voltage Requirements for Power-On Reset and Power-Down](#page-23-0)**, page 24

- •**[Recommended Operating Conditions](#page-24-0)**, page 25
- •**[Quality and Reliability Characteristics](#page-24-0)**, page 25
- •**[DC Characteristics Over Operating Conditions](#page-25-0)**, page 26

# **AC Electrical Characteristics**

•**[AC Characteristics Over Operating Conditions](#page-26-0)**, page 27

•**[AC Characteristics Over Operating Conditions When Cascading](#page-29-0)**, page 30

### <span id="page-23-0"></span>**Absolute Maximum Ratings**



**Notes:** 

1. Maximum DC undershoot below GND must be limited to either 0.5V or 10 mA, whichever is easier to achieve. During transitions, the device pins can undershoot to -2.0V or overshoot to +7.0V, provided this over- or undershoot lasts less then 10 ns and with the forcing current being limited to 200 mA.

2. Stresses beyond those listed under Absolute Maximum Ratings might cause permanent damage to the device. These are stress ratings only, and<br>functional operation of the device at these or any other conditions beyond those Absolute Maximum Ratings conditions for extended periods of time adversely affects device reliability.

3. For soldering guidelines, see the information on "Packaging and Thermal Characteristics" at **[www.xilinx.com](http://www.xilinx.com)**.

### **Supply Voltage Requirements for Power-On Reset and Power-Down**



**Notes:** 

1.  $V_{\text{CCINT}}$ ,  $V_{\text{CCO}}$ , and  $V_{\text{CCJ}}$  supplies may be applied in any order.<br>2. At power up, the device requires the  $V_{\text{CCINT}}$  power supply to me

2. At power up, the device requires the V<sub>CCINT</sub> power supply to monotonically rise to the nominal operating voltage within the specified T<sub>VCC</sub> rise time.<br>If the power supply cannot meet this requirement, then the device

3. If the V<sub>CCINT</sub> and V<sub>CCO</sub> supplies do not reach their respective recommended operating conditions before the OE/RESET pin is released, then the<br>configuration data from the PROM will not be available at the recommended  $V_{\text{CCINT}}$  and  $V_{\text{CCO}}$  have reached their recommended operating conditions.



### <span id="page-24-0"></span>**Recommended Operating Conditions**

#### **Notes:**

1. Input signal transition time measured between 10%  $V_{\rm{CCO}}$  and 90%  $V_{\rm{CCO}}$ .

# **Quality and Reliability Characteristics**



# <span id="page-25-0"></span>**DC Characteristics Over Operating Conditions**



**Notes:** 

1. TDI/TMS/TCK non-static (active).

2. CE High, OE Low, and TMS/TDI/TCK static.

# <span id="page-26-0"></span>**AC Characteristics Over Operating Conditions**









1. AC test load  $= 50$  pF.<br>2. Float delays are mea

2. Float delays are measured with 5 pF AC loads. Transition is measured at  $\pm 200$  mV from steady state active levels.<br>3. Guaranteed by design, not tested.

3. Guaranteed by design, not tested.<br>4. All AC parameters are measured v

4. All AC parameters are measured with  $V_{\parallel L} = 0.0V$  and  $V_{\parallel H} = 3.0V$ .<br>5. If T<sub>HCF</sub> High < 2 µs, T<sub>CF</sub> = 2 µs.

5. If  $T_{\text{HCE}}$  High  $<$  2 µs,  $T_{\text{CE}}$  = 2 µs.

6. If  $T_{\sf HOE}$  Low  $<$  2  $\mu$ s,  $T_{\sf OE}$  = 2  $\mu$ s.

7. Minimum possible T<sub>CYC</sub>. Actual T<sub>CYC</sub> = T<sub>CAC</sub> + FPGA data setup time. With V<sub>CCO</sub> = 3.3V, if FPGA data setup time = 15 ns, actual T<sub>CYC</sub> = 15 ns + 15 ns = 30 ns.

### <span id="page-29-0"></span>**AC Characteristics Over Operating Conditions When Cascading**





**Notes:**<br>**1.** A

1. AC test load  $= 50$  pF.<br>2. Float delays are meas

2. Float delays are measured with 5 pF AC loads. Transition is measured at  $\pm 200$  mV from steady state active levels.<br>3. Guaranteed by design, not tested.

3. Guaranteed by design, not tested.

- 4. All AC parameters are measured with  $V_{|L}$  = 0.0V and  $V_{|H}$  = 3.0V.
- 5. For cascaded PROMs:
	- T<sub>CYC</sub> min = T<sub>OCK</sub> + T<sub>CE</sub> + FPGA data setup time<br>- T<sub>CAC</sub> min = T<sub>OCK</sub> + T<sub>CE</sub>
	-

# <span id="page-30-0"></span>**Pinouts and Pin Descriptions**

The XCFxxS Platform Flash PROM is available in the VO20 and VOG20 packages. The XCFxxP Platform Flash PROM is available in the VO48, VOG48, FS48, and FSG48 packages. This section includes:

- Table 11, **XCFxxS Pin Names and Descriptions**, page 31
- [Figure 17](#page-31-0), **[VO20/VOG20 Pinout Diagram \(Top View\) with Pin Names](#page-31-0)**, page 32
- [Table 12,](#page-32-0) **[XCFxxP Pin Names and Descriptions](#page-32-0)**, page 33
- [Figure 18](#page-34-0), **[VO48/VOG48 Pinout Diagram \(Top View\) with Pin Names](#page-34-0)**, page 35
- [Table 13,](#page-35-0) **[FS48/FSG48 Pin Number/Name Reference](#page-35-0)**, page 36
- [Figure 19](#page-35-0), **[FS48/FSG48 Pinout Diagram \(Top View\)](#page-35-0)**, page 36

#### **Notes:**

- 1. VO20/VOG20 denotes a 20-pin (TSSOP) Plastic Thin Shrink Small Outline Package
- 2. VO48/VOG48 denotes a 48-pin (TSOP) Plastic Thin Small Outline Package.
- 3. FS48/FSG48 denotes a 48-pin (TFBGA) Plastic Thin Fine Pitch Ball Grid Array (0.8 mm pitch).

### **XCFxxS Pinouts and Pin Descriptions**

Table 11 provides a list of the pin names and descriptions for the XCFxxS 20-pin VO20/VOG20 package.



#### *Table 11:* **XCFxxS Pin Names and Descriptions**



#### <span id="page-31-0"></span>*Table 11:* **XCFxxS Pin Names and Descriptions** *(Continued)*

# **XCFxxS Pinout Diagram**



*Figure 17:* **VO20/VOG20 Pinout Diagram (Top View) with Pin Names**

# <span id="page-32-0"></span>**XCFxxP Pinouts and Pin Descriptions**

Table 12 provides a list of the pin names and descriptions for the XCFxxP 48-pin VO48/VOG48 and 48-pin FS48/FSG48 packages.





#### *Table 12:* **XCFxxP Pin Names and Descriptions** *(Continued)*



<span id="page-34-0"></span>



### **XCFxxP Pinout Diagrams**



*Figure 18:* **VO48/VOG48 Pinout Diagram (Top View) with Pin Names**



#### <span id="page-35-0"></span>*Table 13:* **FS48/FSG48 Pin Number/Name Reference**



*Figure 19:* **FS48/FSG48 Pinout Diagram (Top View)**

# **Ordering Information**



# **Valid Ordering Combinations**



# **Marking Information**



# **Revision History**

The following table shows the revision history for this document.







**Design Enhancement for the Platform Flash Family of PROMs Manufactured at STMicroelectronics** 

PCN2004-18 (v1.0) August 9, 2004 **Product/Process Change Notice** Product/Process Change Notice

# **Overview**

This notification describes a design enhancement to the commercial members of the Platform Flash<sup>TM</sup> family of In-System Programmable Configuration PROMs manufactured at STMicroelectronics in Catania, Italy.

# **Description**

This design enhancement addresses the intermittent sync word issue detailed in Customer Advisory [CA2003-07](http://direct.xilinx.com/bvdocs/notifications/advisory2003-07.pdf) and the errata items detailed in [DS123-E02.](http://www.xilinx.com/xlnx/xweb/xil_publications_display.jsp?category=-1210259&iLanguageID=1) (NOTE: To view errata, you must be a registered user with the Xilinx [MySupport](http://www.xilinx.com/support) web site.)

The new STMicroelectronics offerings are form, fit, and function compatible with the current product.

# **Products Affected**

This notification only applies to the following part numbers manufactured at STMicroelectronics. Reference the *Traceability* section for further information on identifying these products.



### *Table 1:* **Products Affected**

# **Key Dates**

Xilinx will begin shipping production devices manufactured at STMicroelectronics with this design enhancement starting November 9, 2004**.** After this date, customers ordering the standard part number may receive product manufactured with or without the design enhancement.

Qualification samples for product manufactured at STMicroelectronics with the design enhancement are now available. Use the sample ordering code ES when placing orders for these sample units. To use sample ordering code ES, append "ES" to the end of the standard ordering part number (e.g., XCF04SVO20CES). The sample ordering code ES will be marked on the package topmark.

Customers who would like to receive only the enhanced product manufactured at STMicroelectronics beyond the onset of device cross-shipment (November 9, 2004) should use special ordering code SCD0936. To use SCD0936, append "0936" to the end of the standard ordering part number (e.g., XCF04SVO20C0936). The ordering code 0936 will *not* be marked on the package topmark. Only product manufactured at STMicroelectronics with this design enhancement will be used to fulfill SCD0936 orders*.* 

Customers who need devices without the design enhancement beyond the onset of device cross-shipment (November 9, 2004) may do so on a short-term basis only by using special ordering code SCD0901. To use SCD0901, append "0901" to the end of the standard part ordering number (e.g., XCF04SVO20C0901). Only product manufactured without the design enhancement will be used to fulfill SCD0901 orders. SCD0901 is currently available for use and will be discontinued after March 1, 2005. The ordering code 0901 will *not* be marked on the package topmark.

<sup>© 2004</sup> Xilinx, Inc. All rights reserved. All Xilinx trademarks, registered trademarks, patents, and disclaimers are as listed at **http://www.xilinx.com/legal.htm**. All other trademarks and registered trademarks are the property of their respective owners. All specifications are subject to change without notice.

# **Traceability**

The devices manufactured at STMicroelectronics with the design enhancement can be distinguished both visually and electrically.

*Visually:* The devices can be distinguished visually by the STMicroelectronics traceability code located on line 2 of the package topmark. Line 2 will be changed from a 4-digit alphanumeric code to a 5-digit alphanumeric code. Also, a 3-digit code will be added to line 3 for additional traceability information. See the example below.



*Figure 1: Without* **Design Enhancement** *Figure 2: With* **Design Enhancement**

**Sample Topmark for 20-Pin TSSOP Package (Pb-Free)** 



XCF04S ™ VG **Ex** HP421 AAB

*Figure 3: Without* **Design Enhancement** *Figure 4: With* **Design Enhancement**

*Electrically:* The devices can be distinguished electrically by the **IDCODE**:



# *Table 2:* **IDCODEs**

The current version of the programming algorithm ignores this revision field (1st character in bold above), so customers need not update their programming algorithms.

<sup>© 2004</sup> Xilinx, Inc. All rights reserved. All Xilinx trademarks, registered trademarks, patents, and disclaimers are as listed at **http://www.xilinx.com/legal.htm**. All other trademarks and registered trademarks are the property of their respective owners. All specifications are subject to change without notice.

# **Qualification Data**



### *Table 3:* **Reliability Qualification Data**

# **Recommendation**

No response is required to this PCN. Contact your [Xilinx Sales Representative](http://www.xilinx.com/products/availability.htm) for assistance in obtaining sample or production devices. For additional information or questions, contact [Xilinx Technical Support](http://support.xilinx.com/support/clearexpress/websupport.htm).

**Important Notice:** Xilinx Customer Notifications (PCN, PDN, and Quality Alerts) can be delivered via e-mail alerts sent by the MySupport website [\(http://www.xilinx.com/support\)](http://www.xilinx.com/support). Register today and personalize your "MyAlerts" to include Customer Notifications. This change provides many benefits, including the ability to receive alerts for new and updated information about specific products, as well as alerts for other publications, such as data sheets, errata, application notes, and so forth. For instructions on how to sign up, refer to Xilinx [Answer Record 18683](http://support.xilinx.com/xlnx/xil_ans_display.jsp?iCountryID=1&iLanguageID=1&getPagePath=18683).

# **Revision History**

The following table shows the revision history for this document.



<sup>© 2004</sup> Xilinx, Inc. All rights reserved. All Xilinx trademarks, registered trademarks, patents, and disclaimers are as listed at **http://www.xilinx.com/legal.htm**. All other trademarks and registered trademarks are the property of their respective owners. All specifications are subject to change without notice.