## **SPECIFICATION**

Device Name : IGBT - IPM

Type Name : 6MBP15RA120


Spec. No. : MS6M0741

	Fuji Electric Co.,Ltd. Matsumoto Factory
DATE NAME APPROVED DRAWN jug - 28-03 (. Kuswache	Fuji Electric Co.,Ltd.
CHECKED Any 29-23 T. Angeodon 7. Fry Wird K. Jomasa	MS6M 0741 1 22

## Revised Records

Date	Classi- fication	Ind.	Content	Applied date	Drawn	Checked	Approved
Aug 28 2003	enactment			lssued date	Y. Kusunoki	T. My osche K. Yomada	7. Jey: hira
ſ	Fuji Elec	tric (	Co.,Ltd.	MS6	6M 0741		2/22

This material and the information herein is the property of Fuji Elector Co. Ltd. They shall be neither reproduced. copied lent. or disclosed in any way whatsoever for the use of any third partynor used for the manufacturing purposes without the express written consent of Fuji Electric Co., Ltd. This material and the information herein is the property of Full Elector Co.Ltd They shall be neither reproduced, copied lent, or disclosed in any way whatsoever for the use of any third partynor used for the manufacturing purposes without the express written consent of Fuji Electric Co., Ltd.



#### 2. Pin Descriptions

#### Main circuit

Symbol	Description
Р	Positive input supply voltage.
U	Output (U).
V	Output (V).
W	Output (W).
N1	(For connection an external shunt-resistor)
N2	Negative input supply voltage.


#### Control circuit

No.	Symbol	Description
1	GNDU	High side ground (U).
2	VinU	Logic input for IGBT gate drive (U).
3	VccU	High side supply voltage (U).
4	GNDV	High side ground (V).
5	VinV	Logic input for IGBT gate drive (V).
6	VccV	High side supply voltage (V).
$\bigcirc$	GNDW	High side ground (W).
8	VinW	Logic input for IGBT gate drive (W).
9	VccW	High side supply voltage (W).
		- -
10	GND	Low side ground.
1	Vcc	Low side supply voltage.
12	VinX	Logic input for IGBT gate drive (X).
13	VinY	Logic input for IGBT gate drive (Y).
14	VinZ	Logic input for IGBT gate drive (Z).
(15)	ALM	Low side alarm signal output.

Fuji Electric Co.,Ltd.

DWG.NO.

22



This material and the information herein is the property of Fulf Elector Co. Ltd They shall be neither reproduced, copied, lent, or disclosed in any way whatsoever for the use of any third partynor used for the manufacturing purposes without the express written consent of Fuji Electric Co., Ltd.

#### 4. Absolute Maximum Ratings

Tc=25°C unless otherwise specified.

ltems	Symbol	Min.	Max.	Units	
Bus Voltage	DC	V <sub>DC</sub>	0	900	V
(between terminal P and N)	Surge	V <sub>DC(surge)</sub>	0	1000	V
	Short operating	Vsc	400	800	V
Collector-Emitter Voltage *1		Vces	0	1200	V
	DC	lc	-	15	А
Collector Current	1ms	lcp	-	30	А
	Duty=78% *2	-lc	-	15	А
Collector Power Dissipation	One transistor *3	Pc	-	92	W
Supply Voltage of Pre-Driver *4		Vcc	-0.5	20	V
Input Signal Voltage *5		Vin	-0.5	Vcc+0.5	V
Input Signal Current		lin	-	1	mA
Alarm Signal Voltage *6		VALM	-0.5	Vcc	V
Alarm Signal Current *7		IALM	-	20	mA
Junction Temperature		Tj	-	150	°C
Operating Case Temperature		Topr	-20	100	°C
Storage Temperature		Tstg	-40	125	°C
Solder Temperature *8		Tsol	-	260	°C
Isolating Voltage				100500	N
(Terminal to base, 50/60Hz sine	Viso	-	AC2500	V	
Screw Torque	Mounting (M4)	-	-	2.0	Nm

#### Note

- \*1 :Vces shall be applied to the input voltage between terminal P and U or V or W ,N and U or V or W.
- \*2 : Duty=125°C/FWD Rth(j-c)/(lc×VF MAX)=125/3.46/(15×3.1)×100=78%
- \*3 : Pc=125°C/IGBT Rth(j-c)=125/1.36=92W
- \*4 : VCC shall be applied to the input voltage between terminal No.3 and 1,6 and 4, 9 and 7, 11 and 10.
- \*5 : Vin shall be applied to the input voltage between terminal No.2 and 1, 5 and 4, 8 and 7, 12,13,14 and 10.
- $^{*6}$  : VALM shall be applied to the voltage between terminal No.15 and 10.
- \*7 : IALM shall be applied to the input current to terminal No.15.
- \*8 : Immersion time  $10\pm1sec$

## Fuji Electric Co.,Ltd.

DWG.NO.



This material and the information herein is the property of Fuf Electorc Co.Ltd They shall be neither reproduced, copied, lent, or disclosed in any way whatsoever for the use of any third partynor used for the manufacturing purposes without the express written consent of Fuji Electric Co..Ltd.

5. Electrical Characteristics

Tj=25°C, Vcc=15V unless otherwise specified.

5.1 Main circuit

Item	Symbol	Cor	nditions	Min.	Тур.	Max.	Units
Collector Current		V <sub>CE</sub> =120	0V	_	_	4.0	mA
at off signal input	I <sub>CES</sub>	Vin termin	nal open.	-	-	1.0	ША
Collector-Emitter	V	1	Terminal	-	-	2.8	V
saturation voltage	V CE(sat)	at) Ic=15A	Chip	-	2.3	-	V
	VF	-Ic=15A	Terminal	-	-	3.1	V
Forward voltage of FWD			Chip	-	2.3	-	V
Turn-on time	ton	V <sub>DC</sub> =600V、Tj=125°C		1.2	-	-	
Turn-off time	toff	Ic=15A I	Fig.1, Fig.6	-	-	3.6	us
Deveree receiver time	trr	V <sub>DC</sub> =600	V			0.3	
Reverse recovery time		IF=15A	Fig.1, Fig.6	-	-	0.3	

5.2 Control circuit

Item	Symbol	Co	onditions	Min.	Тур.	Max.	Units
Supply current of P-side pre-driver (one unit)	lccp	Switching Frequency : 0~6kHz		0.5	-	9	mA
Supply current of N-side pre-driver	lccn	Tc=-20∼100°C Fig.7		0.8	-	28	mA
Input signal threshold voltage	Vin(th)	ON		1.0	1.35	1.7	V
	viii(ui)	OFF		1.25	1.6	1.95	v
Input Zener Voltage	Vz	Rin=20k	Ω	-	8.0	-	V
			Tc=-20°C	1.1	-	-	
Alarm Signal Hold Time	tALM	Fig.2	Tc=25°C	-	2.0	-	ms
			Tc=125°C	-	-	4.0	
Current Limit Resistor	RALM	Alarm terminal		1425	1500	1575	Ω
Shunt-Resistor for over current sense	R1	Between N1 and N		-	6.75	-	mΩ

DWG.NO.

7

This material and the information herein is the property of Fuf Elector Co.Ltd They shall be neither reproduced, copied. lent, or disclosed in any way whatsoever for the use of any third partynor used for the manufacturing purposes without the express written consent of Fuji Electric Co..Ltd.

#### 5.3 Protection Section (Vcc=15V)

Item	Symbol	Conditions	Min.	Тур.	Max.	Units
Over Current Protection Level	loc	Tj=125°C	23	-	-	А
of Inverter circuit						
Over Current Protection Delay time	tdoc	Tj=125°C	-	5	-	us
IGBT Chips Over Heating	ТјОН	Surface	150	-	-	°C
Protection Temperature Level		of IGBT Chips				
Over Heating Protection Hysteresis	TjH		-	20	-	°C
Under Voltage Protection Level	VUV		11.1	11.7	12.4	V
Under Voltage Protection Hysteresis	VH		0.2	0.5	0.8	

#### 6. Thermal Characteristics (Tc=25°C)

Item		Symbol	Min.	Тур.	Max.	Units
Junction to Case	IGBT	Rth(j-c)	-	-	1.36	
Thermal Resistance *9	FWD	Rth(j-c)	-	-	3.46	°C/W
Case to Fin Thermal Resistance with	Compound	Rth(c-f)	-	0.05	-	

\*9:(For 1device, Case is under the device)

#### 7. Noise Immunity (Vdc=600V, Vcc=15V, Test Circuit Fig 5.)

Item	Conditions	Min.	Тур.	Max.	Units
Common mode	Pulse width 1us,polarity ±,10 minutes	±2.0	-	-	kV
rectangular noise	Judge : no over-current, no miss operating				
Common mode	Rise time 1.2us,Fall time 50us Interval 20s,10 times	±5.0	-	-	kV
lightning surge	Judge : no over-current, no miss operating				

#### 8. Recommended Operating Conditions

Item	Symbol	Min.	Тур.	Max.	Units
DC Bus Voltage	VDC	-	-	800	V
Power Supply Voltage of Pre-Driver	Vcc	13.5	15.0	16.5	V
Screw Torque (M4)	-	1.3	-	1.7	Nm

#### 9. Weight

Item	Symbol	Min.	Тур.	Max.	Units
Weight	Wt	-	85	-	g

## Fuji Electric Co.,Ltd.

DWG.NO.




Figure 2. Input/Output Timing Diagram

Necessary conditions for alarm reset (refer to ① to ③ in figure2.)

- This represents the case when a failure-causing Fault lasts for a period more than tALM.
   The alarm resets when the input Vin is OFF and the Fault has disappeared.
- ② This represents the case when the ON condition of the input Vin lasts for a period more than tALM. The alarm resets when the Vin turns OFF under no Fault conditions.
- ③ This represents the case when the Fault disappears and the Vin turns OFF within tALM. The alarm resets after lasting for a period of the specified time tALM.




Figure 3. Over-current Protection Timing Diagram


- Period ①: When a collector current over the OC level flows and the OFF command is input within a period less than the trip delay time tdoc, the current is hard-interrupted and no alarm is output.
- Period ②: When a collector current over the OC level flows for a period more than the trip delay time tdoc, the current is soft-interrupted. If this is detected at the lower arm IGBTs, an alarm is output.

Fuji Electric Co.,Ltd.

MS6M 0741

DWG.NO.

This material and the information herein is the property of Fuf Elector Co.Ltd They shall be neither reproduced, copied, lent, or disclosed in any way whatsoever for the use of any third partynor used for the manufacturing purposes without the express written consent of Fuji Electric Co..Ltd.



#### 10. Truth table

10.1 IGBT Control

The following table shows the IGBT ON/OFF status with respect to the input signal Vin. The IGBT turn-on when Vin is at "Low" level under no alarm condition.

Input (Vin)	Alarm	Output (IGBT)		
Low	High	ON		
Low	Low	OFF		
High	-	OFF		

10.2 Fault Detection

- (1) When a fault is detected at the high side, only the detected arm stops its output.At that time the IPM dosen't any alarm.
- (2) When a fault is detected at the low side, all the lower arms stop their outputs and the IPM outputs an alarm of the low side.

	Cause		Alarm Output			
	of Fault	High side (U-phase)	High side (V-phase)	High side (W-phase)	Low side	ALM
High side	UV	OFF	*	*	*	High
(U-phase)	TjOH	OFF	*	*	*	High
High side	UV	*	OFF	*	*	High
(V-phase)	ТјОН	*	OFF	*	*	High
High side	UV	*	*	OFF	*	High
(W-phase)	ТјОН	*	*	OFF	*	High
	OC	*	*	*	OFF	Low
Low side	UV	*	*	*	OFF	Low
	TjOH	*	*	*	OFF	Low

\*: Depend on input logic.

Fuji Electric Co.,L	_td.
---------------------	------

DWG.NO.


- 11. Cautions for design and application
  - Trace routing layout should be designed with particular attention to least stray capacity between the primary and secondary sides of optical isolators by minimizing the wiring length between the optical isolators and the IPM input terminals as possible.
     フォトカプラとIPMの入力端子間の配線は極力短くし、フォトカプラの一次側と二次側の浮遊容量を小さくした パターンレイアウトにして下さい。
  - 2. Mount a capacitor between Vcc and GND of each high-speed optical isolator as close to as possible.

高速フォトカプラのVcc-GND間に、コンデンサを出来るだけ近接して取り付けて下さい。

- 3. For the high-speed optical isolator, use high-CMR type one with tpHL, tpLH ≦ 0.8µs. 高速フォトカプラは、tpHL,tpLH≦0.8us、高CMRタイプをご使用ください。
- For the alarm output circuit, use low-speed type optical isolators with CTR ≥ 100%.
   アラーム出力回路は、低速フォトカプラCTR≥100%のタイプをご使用ください。
- For the control power Vcc, use four power supplies isolated each. And they should be designed to reduce the voltage variations.
   制御電源Vccは、絶縁された4電源を使用してください。また、電圧変動を抑えた設計として下さい。
- Suppress surge voltages as possible by reducing the inductance between the DC bus P and N, and connecting some capacitors between the P and N terminals.
   P-N間の直流母線は出来るだけ低インダクタンス化し、P-N端子間にコンデンサを接続するなどしてサージ 電圧を低減して下さい。
- To prevent noise intrusion from the AC lines, connect a capacitor of some 4700pF between the three-phase lines each and the ground. ACラインからのノイズ侵入を防ぐために、3相各線-アース間に4700pF程のコンデンサを接続して下さい。
- At the external circuit, never connect the control terminal GNDU to the main terminal U-phase, GNDV to V-phase, GNDW to W-phase, and GND to N-phase. Otherwise, malfunctions may be caused.
   制御端子GNDUと主端子U相、制御端子GNDVと主端子V相、制御端子GNDWと主端子W相、 制御端子GNDと主端子Nを外部回路で接続しないで下さい。誤動作の原因になります。
- Take note that an optical isolator's response to the primary input signal becomes slow if a capacitor is connected between the input terminal and GND.
   入力端子-GND間にコンデンサを接続すると、フォトカプラー次側入力信号に対する応答時間が長くなりますのでご注意ください。
- Taking the used isolator's CTR into account, design with a sufficient allowance to decide the primary forward current of the optical isolator.
   フォトカプラの一次側電流は、お使いのフォトカプラのCTRを考慮し、十分に余裕をもった設計にして下さい。



- Apply thermal compound to the surfaces between the IPM and its heat sink to reduce the thermal contact resistance.
   接触熱抵抗を小さくするために、IPMとヒートシンクの間にサーマルコンパウンドを塗布して下さい。
- 12. Finish the heat sink surface within roughness of 10µm and flatness (camber) between screw positions of 0 to +50µm. If the flatness is minus, the heat radiation becomes worse due to a gap between the heat sink and the IPM. And, if the flatness is over +50µm, there is a danger that the IPM copper base may be deformed and this may cause a dielectric breakdown. ヒートシンク表面の仕上げは、粗さ10um以下、ネジ位置間での平坦度(反り)は、0~+50umとして下さい。平坦度がマイナスの場合、ヒートシンクとIPMの間に隙間ができ放熱が悪化します。また、平坦度が+50um以上の場合IPMの銅 ベースが変形し絶縁破壊を起こす危険性があります。



13. This product is designed on the assumption that it applies to an inverter use. Sufficient examination is required when applying to a converter use. Please contact Fuji Electric Co.,Ltd if you would like to applying to converter use.

本製品は、インバータ用途への適用を前提に設計されております。コンバータ用途へ適用される場合は、 十分な検討が必要です。もし、コンバータへ適用される場合は御連絡ください。

14. There is thermal interference between nearby power devices, because the P619 PKG is a compact package. Therefore you measure the case temperature just under the IGBT chips that showed in report MT6M04858, and estimate the chip temperature.

パッケージを小型化しているため、パワー素子の熱干渉が考えられます。その為、チップ温度推定は必ず MT6M04858に示すチップ直下のケース温度を測定して行って下さい。

15. Please see the 『Fuji IGBT-IPM R SERIES APPLICATION MANUAL RH983』 and 『Fuji IGBT MODULES N SERIES APPLICATION MANUAL RH982』. 『富士IGBT-IPM Rシリーズ アプリケーションマニュアル RH983』及び『IGBTモジュール Nシリーズ アプリケーション マニュアル RH982』を御参照ください。




DWG.NO.

13

ę

This material and the information herein is the property

12. Example of applied circuit 応用回路例



13. Package and Marking 梱包仕様

Please see the MT6M4140 that is packing specification. 梱包仕様書 MT6M4140を御参照ください。

- 14. Cautions for storage and transportation 保管、運搬上の注意
  - Store the modules at the normal temperature and humidity (5 to 35°C, 45 to 75%). 常温常湿(5~35℃、45~75%)で保存して下さい。
  - Avoid a sudden change in ambient temperature to prevent condensation on the module surfaces.

モジュールの表面が結露しないよう、急激な温度変化を避けて下さい。

- Avoid places where corrosive gas generates or much dust exists. 腐食性ガスの発生場所、粉塵の多い場所は避けて下さい。
- Store the module terminals under unprocessed conditions モジュールの端子は未加工の状態で保管すること。.
- Avoid physical shock or falls during the transportation. 運搬時に衝撃を与えたり落下させないで下さい。
- 15. Scope of application 適用範囲

This specification is applied to the IGBT-IPM (type: 6MBP15RA120). 本仕様書は、IGBT-IPM (型式:6MBP15RA120)に適用する。


16. Based safety standards 準拠安全規格 UL1557



DWG.NO.

14

ę




This material and the information herein is the property of Fujf Elector Co. Ltd. They shall be neither reproduced, copied, lent, or disclosed in any way whatsoever for the use of any third partynor used for the manufacturing purposes without the express written consent of Fujf Electric Co., Ltd.


H04-004-03

Switching Loss vs. Collector Current (typ.) Switching Loss vs. Collector Current (typ.) Edc=600V,Vcc=15V,Tj=25°C Edc=600V,Vcc=15V,Tj=125°C 3 3 (mJ/cvcle) Eor (mJ/cycle) 2.5 2 .5 Switching loss : Eon,Eoff,Err Switching loss : Eon, Eoff, Err 2 2 Eor 1.5 1.5 Eoff Eoff 1 1 Err 0.5 0.5 Err 0 0 0 2 16 8 14 0 2 16 6 10 12 6 8 10 12 14 Δ 4 Collector current : Ic (A) Collector current : Ic (A) Transient thermal resistance Reversed biased safe operating area (max.) Vcc=15V, Tj≦125°Ċ (max.) 210 10 Thermal resistance : Rth(j-c) (°C/W) FWD 180 Collector current : Ic (A) 150 1 120 SCS0A 90 (non repetitive pulse) 0.1 60 30 RBSOA (Repetitive pulse) 0 0.01 0 400 1200 1400 0.001 200 600 800 1000 0.01 0.1 1 Collector-Emitter voltage : Vce (V) Pulse width : Pw (sec) Power derating for FWD (per device) Power derating for IGBT (per device) (max.) (max.) 100 50 Collecter Power Dissipation : Pc (W) Collecter Power Dissipation : Pc (W) 80 40 60 30 40 20 20 10 0 0 0 20 40 60 80 100 120 140 160 20 0 60 80 100 120 140 160 40 Case Temperature : Tc (°C) Case Temperature : Tc (°C) DWG.NO. 16 Fuji Electric Co.,Ltd. MS6M 0741 22

This material and the information herein is the property of Fujf Electorc Co. Ltd They shall be neither reproduced, copied, lent, or disclosed in any way whatsoever for the use of any third partynor used for the manufacturing purposes without the express written consent of Fuji Electric Co., Ltd.

H04-004-03





This material and the information herein is the property of Fuji Electric Co. Ltd. They shall be neither reproduced, copied that, or disclosed in any way whatsoever for the use of any third partynor used for the manufacturing purposes without the express written consent of Fuji Electric Co., Ltd.

lechanical Tests	1 Terminal strength 端子強度 (Pull test) 2 Mounting Strength 締付け強度 3 Vibration 振動 4 Shock 衝撃	Test time Screw torque Test time Range of frequency Sweeping time Acceleration Sweeping direction Test time Maximum acceleration	: 15 min. : 100 m/s <sup>2</sup> : Each X,Y,Z axis : 6 hr. (2hr./direction)	Test Method 401 Method I Test Method 402 method II Test Method 403 Condition code B	5 5 5	(0:1 (0:1 (0:1
lechanical Tests	2 Mounting Strength 締付け強度 3 Vibration 振動 4 Shock	Screw torque Test time Range of frequency Sweeping time Acceleration Sweeping direction Test time Maximum acceleration	<ul> <li>: 1.3 ~ 1.7 N⋅m (M4)</li> <li>: 10 ±1 sec.</li> <li>: 10~500 Hz</li> <li>: 15 min.</li> <li>: 100 m/s<sup>2</sup></li> <li>: Each X,Y,Z axis</li> <li>: 6 hr. (2hr./direction)</li> </ul>	method II Test Method 403		
1echanical Tests	3 Vibration 振動 4 Shock	Range of frequency Sweeping time Acceleration Sweeping direction Test time Maximum acceleration	: 10∼500 Hz : 15 min. : 100 m/s <sup>2</sup> : Each X,Y,Z axis : 6 hr. (2hr./direction)	Test Method 403	5	(0:1
1echanical Tests	振動 4 Shock	Sweeping time Acceleration Sweeping direction Test time Maximum acceleration	: 15 min. : 100 m/s <sup>2</sup> : Each X,Y,Z axis : 6 hr. (2hr./direction)		5	(0:1
Mechanical Tests	4 Shock	Acceleration Sweeping direction Test time Maximum acceleration	: 100 m/s <sup>2</sup> : Each X,Y,Z axis : 6 hr. (2hr./direction)	Condition code B		
Vechanical Tests		Sweeping direction Test time Maximum acceleration	: Each X,Y,Z axis : 6 hr. (2hr./direction)			
Mechanical Test		Test time Maximum acceleratio	: 6 hr. (2hr./direction)			
Mechanical T		Maximum acceleration				
Mechanica			$5000 \mathrm{m/s^2}$	Test Method 404	5	(0:1
Mechar		Pulse width	1.0 ms	Condition code B	0	(0.1
Mech			: Each X,Y,Z axis			
5 5			: 3 times/direction			
- 15	5 Solderabitlity	Solder temp.	: 235 ±5 ℃	Test Method 303	5	(0:1
	はんだ付け性	Immersion duration	: 5.0 ±0.5 sec.	Condition code A		
		Test time	: 1 time			
		Each terminal should	be Immersed in solder			
		within 1~1.5mm from t				
e	6 Resistance to	· ·	: 260 ±5 °C	Test Method 302	5	(0:1
	soldering heat		: 10 ±1sec.	Condition code A		
	はんだ耐熱性		: 1 time			
			be Immersed in solder			
		within 1~1.5mm from t		T ( M // 1004		(0.4
1		Storage temp.		Test Method 201	5	(0:1
-				Test Method 202	5	(0:1
2	storage 低温保存	Test duration		Test Method 202	5	(0.1
2	3 Temperature		: 85 ±2 °C	Test Method 103	5	(0:1
	humidity storage		: 85 ±5%	Test code C	C C	( • • •
	高温高湿保存	· · · ·	: 1000hr.			
4	4 Unsaturated	Test temp.	: 120 ±2 ℃	Test Method 103	5	(0:1
	pressure cooker	Atmospheric pressure	: 1.7x10 <sup>5</sup> Pa	Test code E		
sts	プレッシャークッカー	Test humidity	: 85 ±5%			
Te			: 96 hr.			
Environment Tests	5 Temperature	Test temp.	: Minimum storage temp40 $\pm 5^{\circ}$ C	Test Method 105	5	(0:1
Ĕ	cycle		Maximum storage temp. 125 ±5°C			
Lon	温度サイクル		Normal temp. 5 ~ 35°C			
Ъ.		Dwell time	: Tmin ~ $T_N$ ~ Tmax ~ $T_N$			
ш		Number of evolution	1hr. 0.5hr. 1hr. 0.5hr.			
6	6 Thermal shock	Number of cycles	: 100 cycles	Test Method 307	5	(0:1
	熱衝撃	Test temp.	: High temp. side 100 <sup>-5</sup> °C	method I	5	(0.1
	派因手	root tomp.	+5	Condition code A		
			Low temp. side 0 <sup>-0</sup> °C			
		Fluid used	: Pure water (running water)			
			: 5 min. par each temp.			
			: 10 sec.			
		Number of cycles	: 10 cycles			

18. Reliability Test Items

Fuji Electric Co.,Ltd.

DWG.NO.

Test cate- gories		Test items	Te	est methods and conditions	Reference norms EIAJ ED-4701	Number of sample	Accept- ance number
ance Tests	1	High temperature reverse bias 高温逆バイアス	Test temp. Bias Voltage Bias Method Test duration	: Ta = 125 ±5°C (Tj ≦ 150 °C) : VC = 0.8×VCES : Applied DC voltage to C-E Vcc = 15V : 1000 hr.	Test Method 101	5	(1:0)
Endurance	2	Intermitted operating life (Power cycle) 断続動作	ON time OFF time Test temp. Number of cycles	: 2 sec. : 18 sec. : Δ Tj=100 ±5deg Tj ≦ 150 °C, Ta=25 ±5°C s : 15000 cycles	Test Method 106	5	(1:0)

### 19. Failure Criteria

ltem	Characteristic		Symbol	Failure criteria		Unit	Note
				Lower limit	Upper limit		
Electrical	Leakage current		ICES	-	USL×2	mA	
characteristic	Saturation voltage		VCE(sat)	-	USL×1.2	V	
	Forward volta	ge	VF	-	USL×1.2	V	
	Thermal	IGBT	Rth(j−c)	-	USL×1.2	°C/W	
	resistance	FWD	Rth(j−c)	-	USL×1.2	°C/W	
	Over Current Protection		loc	LSL×0.8	USL×1.2	А	
	Alarm signal hold time		tALM	LSL×0.8	USL×1.2	ms	
	Over heating Protection		TcOH	LSL×0.8	USL×1.2	°C	
	Isolation voltage		Viso	Broken insulation		-	
Visual	Visual inspection						
inspection	Peeling		-	The visua	al sample	-	
	Plating	Plating					
	<sup>L</sup> and the others						

LSL : Lower specified limit.

USL : Upper specified limit.

Note : Each parameter measurement read-outs shall be made after stabilizing the components at room ambient for 2 hours minimum, 24 hours maximum after removal from the tests. And in case of the wetting tests, for example, moisture resistance tests, each component shall be made wipe or dry completely before the measurement.

## Fuji Electric Co.,Ltd.

DWG.NO.

20 22

# This material and the information herein is the property of Full Elector Co. Ltd. They shall be neither reproduced, copied, tent, or disclosed in any way whatsoever for the use of any third partynor used for the manufacturing purposes without the express written consent of Full Electric Co., Ltd.

#### Warnings

- This product shall be used within its absolute maximum rating (voltage, current, and temperature). This product may be broken in case of using beyond the ratings. 製品の絶対最大定格(電圧, 電流, 温度等)の範囲内で御使用下さい。絶対最大定格を超えて使用すると、素子が 破壊する場合があります。
- Connect adequate fuse or protector of circuit between three-phase line and this product to prevent the equipment from causing secondary destruction.
   万一の不慮の事故で素子が破壊した場合を考慮し、商用電源と本製品の間に適切な容量のヒューズ又はブレーカーを 必ず付けて2次破壊を防いでください。
- 3. When studying the device at a normal turn-off action, make sure that working paths of the turn-off voltage and current are within the RBSOA specification. And ,when studying the device duty at a short-circuit current non-repetitive interruption, make sure that the paths are also within the SCSOA specification. In case of use of IGBT-IPM over these specifications, it might be possible to be broken.

通常のターンオフ動作における素子責務の検討の際には、ターンオフ電圧・電流の動作軌跡がRBSOA仕様内にある ことを確認して下さい。また、非繰返しの短絡電流遮断における素子責務の検討に際しては、SCSOA仕様内である事を 確認して下さい。これらの仕様を越えて使用すると、素子が破壊する場合があります。

4. Use this product after realizing enough working on environment and considering of product's reliability life. This product may be broken before target life of the system in case of using beyond the product's reliability life.

製品の使用環境を十分に把握し、製品の信頼性寿命が満足できるか検討の上、本製品を適用して下さい。製品の信頼性 寿命を超えて使用した場合、装置の目標寿命より前に素子が破壊する場合があります。

5. If the product had been used in the environment with acid, organic matter, and corrosive gas (For example : hydrogen sulfide, sulfurous acid gas), the product's performance and appearance can not be ensured easily.

酸・有機物・腐食性ガス(硫化水素, 亜硫酸ガス等)を含む環境下で使用された場合、製品機能・外観などの保証は 致しかねます。

- The thermal stress generated from rise and fall of Tj restricts the product lifetime. You should estimate the ΔTj from power losses and thermal resistance, and design the inverter lifetime within the number of cycles provided from the power cycle curve. (Technical Rep. No.: MT6M4057) 製品の寿命は、接合温度の上昇と下降によって起こる熱ストレスで決まります。損失と熱抵抗からΔTjを推定し、パワーサイクル寿命カーブで決まるサイクル数以下で、インバータの寿命を設計して下さい(技術資料№: MT6M4057)。
- Never add mechanical stress to deform the main or control terminal. The deformed terminal may cause poor contact problem.
   主端子及び制御端子に応力を与えて変形させないで下さい。端子の変形により、接触不良などを引き起こす場合があります。
- If excessive static electricity is applied to the control terminals, the devices can be broken. Implement some countermeasures against static electricity.
   制御端子に過大な静電気が印加された場合、素子が破壊する場合があります。取り扱い時は静電気対策を 実施して下さい。



DWG.NO.

/ 22

21

This material and the information herein is the property of Fuji Electric Co. Ltd They shall be neither reproduced, copied lent, or disclosed in any way whatsoever for the use of any third partynor used for the manufacturing purposes without the express written consent of Fuji Electric Co., Ltd.

#### Caution

- Fuji Electric is constantly making every endeavor to improve the product quality and reliability. However, semiconductor products may rarely happen to fail or malfunction. To prevent accidents causing injury or death, damage to property like by fire, and other social damage resulted from a failure or malfunction of the Fuji Electric semiconductor products, take some measures to keep safety such as redundant design, spread-fire-preventive design, and malfunction-protective design. 富士電機は絶えず製品の品質と信頼性の向上に努めています。しかし、半導体製品は故障が発生したり、誤動作する 場合があります。富士電機製半導体製品の故障または誤動作が、結果として人身事故・火災等による財産に対する 損害や社会的な損害を起こさないように冗長設計・延焼防止設計・誤動作防止設計など安全確保のための手段を 講じて下さい。
- The application examples described in this specification only explain typical ones that used the Fuji Electric products. This specification never ensure to enforce the industrial property and other rights, nor license the enforcement rights.

本仕様書に記載してある応用例は、富士電機製品を使用した代表的な応用例を説明するものであり、本仕様書によって工業所有権、その他権利の実施に対する保障または実施権の許諾を行うものではありません。

3. The product described in this specification is not designed nor made for being applied to the equipment or systems used under life-threatening situations. When you consider applying the product of this specification to particular used, such as vehicle-mounted units, shipboard equipment, aerospace equipment, medical devices, atomic control systems and submarine relaying equipment or systems, please apply after confirmation of this product to be satisfied about system construction and required reliability.

本仕様書に記載された製品は、人命にかかわるような状況下で使用される機器あるいはシステムに用いられることを 目的として設計・製造されたものではありません。本仕様書の製品を車両機器、船舶、航空宇宙、医療機器、原子力 制御、海底中継機器あるいはシステムなど、特殊用途へのご利用をご検討の際は、システム構成及び要求品質に 満足することをご確認の上、ご利用下さい。

If there is any unclear matter in this specification, please contact Fuji Electric Co., Ltd.

Fuji	Electric	Co.,Ltd.
------	----------	----------

DWG.NO.

This material and the information herein is the property of Fuji Electric Co. Ltd. They shall be neither reproduced, copied lent, or disclosed in any way whatsoever for the use of any third partynor used for the manufacturing purposes without the express written consent of Fuji Electric Co., Ltd.